# **RISC-V Reference Model Integration**


Version 1.0 | Developed by Impare

### 1. Purpose

This document provides a step-by-step guide for integrating the Impare RISC-V Reference Model into any UVM-based verification environment. It describes the directory structure, configuration setup, and how the reference model interacts with the DUT through the scoreboard.

# 2. Block Diagram

The following diagram illustrates how the Impare RISCV Model (IRVM) integrates into a UVM testbench environment:




# 2. Compilation Setup


As you have extracted main IP folder,



# 1. Open the folder



2. Inside it, locate and open the **sim** folder. This folder contains the **Makefile** that controls the simulation process.



# **Open the Terminal**

1. Right-click anywhere inside the sim folder.



2. From the menu, select "Open in Terminal/console."

New Eolder Shift+Ctrl+N

Add to Bookmarks Ctrl+D

Copy Location

Paste

Select All Ctrl+A

Open in Terminal

Properties

A terminal window will open in the correct directory.

```
File Edit View Search Terminal Help
[hamza@localhost sim]$
```

The Makefile and compile.f are already configured to handle compilation and simulation. Use the following commands to build and run simulations:

make all # Compile and run simulation make compile # Compile only make run # Run simulation

### **Compile the Simulation Environment**

In the terminal, type:

make compile

This command compiles the simulation environment. During compilation, the Makefile executes the following rule:

#### What the Makefile Does

The **Makefile** automates compilation and simulation.

When you type make comp or make run, it executes specific **targets (scripts)** defined inside the file — so you don't have to write the long VCS commands yourself every time.

#### make comp — Compilation Stage

When you run:

make compile

#### The Makefile executes:

```
compile:
@echo "Compiling UVM environment..."
${VCS} -f ${RISCV_HOME}/tb/compile.f -l compile.log -o simv \
-CFLAGS "${CFLAGS_COMMON} ${CFLAGS_LIBS}" \
-LDFLAGS "${LDFLAGS_LIBS}"
```

#### Here's what each part does:

Flag	Purpose
-f \${COMPILE_FILE}	Specifies the list of all SystemVerilog source files to compile (from compile.f).
-sv_lib \${SV_LIB}	Links the shared C library (libsclic.so) used for DPI communication.

Flag	Purpose
I-CHI AGS	Adds compiler include paths or definitions for OpenSSL and cURL header files.
I-I I DEL AGS	Adds linker flags to connect with the OpenSSL (libssl, libcrypto) and cURL libraries.

### **Automatic Path Variable Setup**

Before running make comp, the Makefile automatically checks whether your system has pkg-config.

This helps it auto-detect include and link paths for OpenSSL and cURL:

```
ifeq ($(PKGCONFIG_EXISTS),1)

# Use pkg-config if available

CFLAGS_LIBS := $(shell pkg-config --cflags openssl libcurl 2>/dev/null)

LDFLAGS_LIBS := $(shell pkg-config --libs openssl libcurl 2>/dev/null)

else

$(warning !! pkg-config not found. Falling back to default flags.)

CFLAGS_LIBS :=

LDFLAGS_LIBS := -lssl -lcrypto -lcurl

endif
```

So depending on your environment:

- If pkg-config is available → it uses exact paths for OpenSSL and libcurl.
- If not  $\rightarrow$  it falls back to the default -lssl -lcrypto -lcurl.

# make run — Simulation Stage

When you run:

make run

The Makefile executes:

```
run:

@echo "Running simulation with HEX file: ${HEX_FILE}"
export SVLIC_KEY=$(KEY) &&\
${SIMV} -sv_lib ${SV_LIB} +UVM_TESTNAME=${TEST} \
+HEX=${HEX_FILE} +UVM_VERBOSITY=UVM_LOW -I simulate.log

*finish called from file "/home/hamza/Videos/RV_CPU_Model-main/RISCV_CPU_UPDATED/riscv_factory.svp", line 19.
$finish at simulation time
0
VCS_Simulation Report
Time: 0 ns
```

#### What this does:

0.340 seconds;

1. Exports your license key to the simulator environment (SVLIC KEY).

Data structure size: 0.1Mb

- 2. Runs the compiled simulation binary (simv).
- 3. Logs all console output to simulate.log.
- 4. Loads the **program instructions** from your .hex file.

#### In Short

# **Command Purpose**

make Compiles all SystemVerilog and C files using VCS with proper OpenSSL comp and cURL linkage.

make run Executes the simulation using your compiled binary, license key, and hex program.

# Inside the hex\_file folder you will find the file named "prog.hex"



Place your prog.hex inside the hex file folder



HEX\_DIR := \$(RISCV\_HOME)/hex\_file

HEX\_FILE ?= \$(HEX\_DIR)/prog.hex

The HEX\_FILE variable specifies the path to the instruction file (prog.hex) which has special folder, that will be loaded into the model.

prog.hex is the file that will contain instructions to be run on the model.

You convert the instructions to be run into hex format where each instruction is 32 bytes Assembly:

add x1, x2, x3

Machine code (hex):

003100B3

Then distribute one byte or 2 hex characters per line.

Make sure your hex file (e.g., prog.hex) is placed inside the hex file folder.

You're all set! Once you complete these steps, the simulation will begin using your provided instruction file.

```
$finish called from file "/home/hamza/Videos/RV_CPU_Model-main/RISCV_CPU_UPDATED/riscv_factory.svp", line 19.
$finish at simulation time 0
VCS Simulation Report
Time: 0 ns
CPU Time: 0.340 seconds; Data structure size: 0.1Mb
Tue Oct 14 15:06:43 2025
```

# 4. Packages Overview

Package	Description
riscv_pkg.sv	Defines instruction formats, registers, enums, and static results.
riscv_class_pkg.sv	Includes instruction decode and factory classes.
risc_uvm_pkg.sv	Contains UVM agent, driver, monitor, and transaction classes.
risc_env_pkg.sv	Defines environment and scoreboard components.
risc_seq_pkg.sv	Defines UVM sequences for stimulus generation.
risc_test_pkg.sv	Contains the top-level test definition.

# 5. Integration Steps

Step 1 – Include Packages in compile.f

\${RISCV\_HOME}/src/riscv\_model/riscv\_pkg.sv \${RISCV\_HOME}/src/riscv\_model/riscv\_class\_pkg.sv

Step 2 – Instantiate the Scoreboard in the Environment

Create and connect the scoreboard inside the UVM environment class, linking it with the agent's monitor.

Step 3 – Pass HEX file using uvm\_config\_db Inside the test class, use:

```
if (!$value$plusargs("HEX=%s", hex_fname)) begin
hex_fname = "../hex_file/prog.hex";
```

```
`uvm_info("BASE_TEST", $sformatf("No +HEX provided; using default: %s", hex_fname), UVM_LOW) end
```

uvm\_config\_db#(string)::set(this, "\*", "hex\_fname", hex\_fname);

#### 6. Reference Model Flow

- 1. The reference model fetches and decodes each instruction from the provided HEX file.
- 2. Executes instruction behaviorally using decode classes.
- 3. Updates architectural state (PC, result, result fd).
- 4. Scoreboard fetches model outputs and compares them with DUT outputs.

#### 7. Key Functions in Reference Model

```
get_pc() – Returns the current program counter.
get_result() – Returns last integer result.
get_result_fd() – Returns floating-point result.
run() – Executes fetch and decode for one instruction.
program done – Indicates program completion.
```

### 8. Summary Checklist

- √ riscv pkg and riscv class pkg included before UVM packages.
- √ +HEX parameter passed during simulation.
- ✓ Config DB used for filename transfer.
- ✓ Monitor connected to scoreboard.
- ✓ Scoreboard instantiates riscv factory.
- ✓ Reference model runs parallel to DUT.